

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,996	10/30/2003	Mark Own Homewood	S1022.81044US00	7394
	7590 02/01/2008 JFIELD & SACKS, P.C.		EXAMINER	
600 ATLANTIC AVENUI BOSTON, MA 02210-220	C AVENUE		HASSAN, AURANGZEB	
	. 02210-220 0		ART UNIT	PAPER NUMBER
			2182	
		:	MAIL DATE	DELIVERY MODE
		•	02/01/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

T Same	•	Application No.	Applicant(s)	- u
		10/697,996	HOMEWOOD ET AL	-•
	Office Action Summary	Examiner	Art Unit	-
		Aurangzeb Hassan	2182	
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the o	correspondence addr	ess
WHIC - Exter after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE in a sions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tinuity will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. mely filed the mailing date of this come (C) (35 U.S.C. § 133).	·
Status				
2a)⊠	Responsive to communication(s) filed on <u>05 Not</u> This action is FINAL . 2b) This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final.		nerits is
Dispositi	on of Claims			
5)	Claim(s) 1 and 3-30 is/are pending in the application of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1 and 3-30 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or on Papers The specification is objected to by the Examine The drawing(s) filed on is/are: a) access applicant may not request that any objection to the Replacement drawing sheet(s) including the correction and the second sheet and t	vn from consideration. r election requirement. r. epted or b) □ objected to by the drawing(s) be held in abeyance. Se ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). ejected to. See 37 CFR	
·	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PIO	-152.
12)[a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureausee the attached detailed Office action for a list of	s have been received. s have been received in Applicat ity documents have been receive (PCT Rule 17.2(a)).	ion No ed in this National St	age
2) 🔲 Notic 3) 🔲 Inforr	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate	

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

2. Claims 26, 27 and 30 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. The specification does not provide enablement to the newly amended claim limitations as to how a stream engine sends a stall signal based upon a FIFO that is internal to the stream register unit. The FIFO in the specification is located in the system, external to the stream register unit, not in the stream register unit itself. Consequently enablement is lacking as to how a stream engine is capable of receiving requests, making determinations therein, and transmitting stalls and interrupt based on a predetermined period of time. The specification at best hints at stream engine functionality in the Background/Field of Invention section paragraphs 9 and 10. There is no evidence as to how this function can work with an internal FIFO; therefore one skilled in the art would not be able to carryout the claim limitations as recited in the instant application without undue experimentation.

Art Unit: 2182

To expedite complete examination of the instant application, the Examiner will best interpret the claim limitations outlining the stream engine to recite the alternative obvious variant of the enable instance where the FIFO is external to the stream register unit as seen in claims 1 and 11 and as claimed in the previously presented claims 26, 27 and 30 dated 8/9/2006 in light of paragraphs [009-0010].

The Examiner has considered the applicant's amendments and arguments regarding the above rejected claims however do not consider them persuasive with regards to the FIFO structure and functionality.

Clarification/correction required.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 3 9, 13 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Lewis et al</u> (U.S. Patent No. 5,797,043 hereinafter "Lewis") in view of George et al. (US Patent Number 6,785,829, hereinafter "George").

Art Unit: 2182

5. As to Claims 1 and 24, <u>Lewis</u> teaches a system comprising:

a processor comprising an execution for executing instructions; (Host Processor, element 12, figure 1a)

a stream register unit configured to supply a first type of data to the execution unit, the first type of data being data supplied from a peripheral (I/O Channel Controller, element 62, figure 3, element 140, figure 5a), the stream register unit including at least one stream register unit FIFO configured to store the first type of data received from the peripheral (FIFO pool 172, figure 5a);

a FIFO coupled to the peripheral to receive said first type of data from the peripheral (column 14, lines 25 – 29) and connected to the stream register unit by a communication path (FIFO Pool Bus 144, figures 5a and 6), along which said first type of data can be supplied from the FIFO to the at least one stream register unit FIFO (FIFO pool subsystem, figure 6, FIFO memory is connected via FIFO pool bus 144 as can be seen in figures 5a and 6); and

a memory bus, separate from the communication path, connected between a data memory and the processor, across which the processor can access the second type of data, the second type of data being randomly accessible data held in the data memory (Processor Bus, element 16', figure 2);

wherein the first type of data is supplied via the communication path directly from the FIFO coupled to the peripheral to the stream register unit of the processor (FIFO pool subsystem, figure 6, FIFO memory is connected via FIFO pool bus 144 as can be seen in figures 5a and 6) and the second type of data is supplied via the memory bus,

separate from the communication path, between the data memory and the processor (Processor Bus, element 16', figure 2).

Lewis fails to teach a system wherein a stream register unit being part of the processor.

George teaches, in an analogous system, a system wherein the stream register unit (cache, element 365, figure 3) forms part of the processor (processor, element 300, figure 3).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Lewis with the above teachings of George. One of ordinary skill in the art at the time of the applicant's invention would have been motivated to make such modifications in order to efficiently optimize a system with regards to real estate in compactness and means of high-speed processing.

- 6. As to claim 3, Lewis teaches a system, wherein data is supplied from the FIFO to the stream register unit accordance with requests for data made (requested function, column 13, 23 – 30) by the processor to the stream register unit and forwarded to the FIFO (FIFO pool buffering functions, column 12, lines 38 –58).
- 7. As to claim 4, Lewis teaches a system, wherein the said requests are made as accesses to volatile variables (10 Bit - Request variable changes consistently per requested lines of data and can be changed at any time, Table VIII).

Art Unit: 2182

8. As to claim 5, <u>Lewis</u> teaches a system wherein the FIFO is arranged to, upon receiving a request for data from the stream register unit, send a signal to the stream register unit indication availability of the requested data (available space and data, Table VII sent via BTU, element 170 figure 5b.).

- 9. As to claim 6, <u>Lewis</u> teaches a system, wherein if the FIFO contains the requested data, the said signal to the stream register unit indicates that the data is available, and the FIFO is further arranged to send (burst data transfer, column 20, lines 1 4) a signal (transfer signals, Table VI) to the stream register unit comprising the data (column 19, lines 64 67, column 20, lines 1 35).
- 10. As to claim 7, <u>Lewis</u> teaches a system, wherein the stream register unit is arranged to, following receipt of the signal comprising the data, supply the data (data stream, element 76, figure 3) to the execution unit (column 10, lines 25 41, passed to DSP, column 20 lines 5 35).
- 11. As to claim 8, <u>Lewis</u> teaches a system, wherein the stream register unit is arranged to, following receipt of the signal comprising the data, send a signal to the FIFO indicating that it has taken the data (Transfer Done, Table VII).

Art Unit: 2182

12. As to claim 9, <u>Lewis</u> teaches a system, wherein the said signal to the FIFO further indicates the next location in the FIFO from which the data is required (next sequential, column 16, lines 10 - 33).

- 13. As to claims 13 and 25, <u>Lewis</u> teaches a system, further comprising a timeout generator, arranged for communication with the processor and the stream register unit, and arranged to, if the signal sent by the FIFO is a signal indicating that the data is not available (data available in the FIFO, Table VIII), after a predetermined period of time, send a timeout signal to the execution unit, causing the processor to interrupt (Interrupt, Table III & XXIV) such that it can execute other instructions (column 36, lines 1 17).
- 14. As to claim 14, Lewis teaches a system, wherein if following sending of the timeout signal to the execution unit the data subsequently becomes available, the timeout generator is arranged to receive a signal instructing it to cease sending the timeout signal, and to, upon receipt of the said instruction, cease sending the timeout signal (column 36, lines 18 40).
- 15. As to claim 15, <u>Lewis</u> teaches a system, wherein the stream register unit is arranged to, if following sending of the timeout signal to the execution unit the data subsequently becomes available, send the data to the execution unit (in response to host interrupts, the host processor provides for the transfer of data, column 26, lines 25 34).

Application/Control Number: 10/697,996

Art Unit: 2182

16. As to claim 16, <u>Lewis</u> teaches a system, wherein the stream register unit is associated with a register file containing a plurality of registers (register based interface, column 22, lines 15 - 33) and a load/store unit arranged to receive data from the stream register unit and temporarily store the data in the register file (column 19, lines 52 - 63).

Page 8

- 17. As to claim 17, <u>Lewis</u> teaches a system, wherein the execution unit is arranged to retrieve data from the register file (column 22, lines 15 33).
- 18. As to claim 18, <u>Lewis</u> teaches a system, wherein data is supplied from the FIFO to the stream register unit in accordance with requests for data made by the processor to the stream register unit and forwarded to the FIFO (figure 1a and 1b), wherein the stream register unit is associated with a register file containing a plurality of registers and a load/store unit arranged to receive data from the stream register unit and temporarily store the data in the register file (column 19, lines 52 63), wherein the execution unit is further arranged to make requests for data to the stream register unit via the load/store unit (column 33, lines 33 39).
- 19. As to claim 19, <u>Lewis</u> teaches a system, wherein the stream register unit comprises one or more FIFOs connected to receive data from the FIFO connected to the stream register unit and supply the data to the execution unit (FIFO 0 3, elements 210 212, figure 5c).

Art Unit: 2182

20. As to claim 20, <u>Lewis</u> teaches a system, wherein the request for data is a request for a single data item (column 10, lines 30 - 41).

- 21. As to claim 21, <u>Lewis</u> teaches a system, further comprising one or more additional FIFOs linked (FIFO 0 3, elements 210 212, figure 5c) together between the said FIFO and the communication channel (FIFO pool subsystem, figure 6).
- 22. As to claim 22, <u>Lewis</u> teaches a system, wherein the data from the peripheral is video data (video words, column 25, lines 37 40).
- 23. As to claim 23, <u>Lewis</u> teaches a system, wherein the peripheral is a video processing system (video controller, column 25, lines 29 48).
- 24. Claims 10 thru 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Lewis</u> in view of <u>George</u> further in view of <u>Lai et al.</u> (US Patent Number 6,433,785 hereinafter "Lai").
- 25. As to claim 10, <u>Lewis</u> teaches a system comprising a FIFO connected to receive data from the peripheral and connected to the stream register unit.

The combination of <u>Lewis</u> and <u>George</u> fails to teach system wherein the FIFO is further arranged to, if it does not contain the requested data, send a different signal to the stream register unit indicating that the data is not available.

<u>Lai</u> teaches a system, wherein the FIFO is further arranged to, if it does not contain the requested data, send a different signal to the stream register unit indicating that the data is not available (first defer identifier, column 3, lines 16 – 20).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of <u>Lewis</u> and <u>George</u> with the above teachings of <u>Lai</u>. One of ordinary skill in the art at the time of the applicant's invention would have been motivated to make such modifications in order to optimize a request process in which resources are valuable and delays need to be minimized, improving processor to device throughput.

26. As to claim 11, <u>Lewis</u> teaches a system comprising a FIFO connected to receive data from the peripheral and connected to the stream register unit.

The combination of <u>Lewis</u> and <u>George</u> fails to teach system wherein the stream register unit is arranged to, if the signal sent by the FIFO is the said different signal indicating that the data is not available, send a stall signal to the processor, causing the processor to stop executing instructions.

<u>Lai</u> teaches a system, wherein the stream register unit is arranged to, if the signal sent by the FIFO is the said different signal indicating that the data is not available, send

a stall signal to the execution unit, causing the processor to stop executing instructions (issue a stop signal, column 3, lines 20 - 26).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Lewis and George with the above teachings of Lai. One of ordinary skill in the art at the time of the applicant's invention would have been motivated to make such modifications in order to handle multiple delayed transactions in a system.

27. As to claim 12, Lewis teaches a system comprising a FIFO connected to receive data from the peripheral and connected to the stream register unit.

The combination of <u>Lewis</u> and <u>George</u> fails to teach system wherein the FIFO is further arranged to, if following sending of the said different signal to the stream register unit indicating that the data is available and to send a signal comprising the data to the stream register unit.

<u>Lai</u> teaches a system, wherein the FIFO is further arranged to, if following sending of the said different signal to the stream register unit indicating that the data is available and to send a signal comprising the data to the stream register unit (when the initiator is ready, data transfer between the initiator and the responder begins, column 3, lines 32 - 34).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Lewis and George with the above teachings of <u>Lai</u>. One of ordinary skill in the art at the time of the applicant's invention

Art Unit: 2182

would have been motivated to make such modifications in order to handle multiple delayed transactions in a system requesting data.

28. Claim 26 – 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Lewis</u> in view of <u>Garcia et al.</u> (US Patent Number 6,433,785 hereinafter "Garcia").

(As best interpreted in light of the 35 U.S.C. 112 rejection above, clarification/correction required)

29. As per claims 26 and 30, <u>Lewis</u> teaches a stream register being part of a processor comprising an execution unit, the stream register being connectable between the execution unit and peripheral and between the execution unit and a memory, comprising:

a receiver arranged to receive a request for a data item from the execution unit (column 10, lines 30 - 41); at least one FIFO configured to store the data item received form the peripheral (FIFO pool 172, figure 5a); and

a stream engine (element 76, figure 3), arranged to send the request to the peripheral and receive one or more signals back from the peripheral indicating availability of the requested data item (I/O Channel Controller, element 62, figure 3), and, if the data item is available (available space and data, Table VII sent via BTU, element 170 figure 5b.), send the data item to the execution unit of the processor.

<u>Lewis</u> fails to teach a register wherein if the data item being requested is not available, sending a timeout signal to the processor.

Art Unit: 2182

Garcia teaches a register wherein if the data item being requested is not available, sending a timeout signal to the execution unit of the processor (timeout counter, column 5, lines 26 - 42)

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of <u>Lewis</u> with the above teachings of <u>Garcia</u>. One of ordinary skill in the art at the time of the applicant's invention would have been motivated to make such modifications in order to optimize a request process in which resources are valuable and delays need to be minimized, improving processor to device throughput.

- 30. As to claim 27, <u>Lewis</u> teaches a stream register, wherein the stream engine is arranged to send the timeout signal to the execution unit of the processor after a predetermined period of time (Interrupt, table III).
- 31. As to claim 28, <u>Lewis</u> teaches a stream register, wherein the stream engine is further arranged to, if the data is available, temporarily store the data in a register file for access by the execution unit of the processor (temporarily stored in a FIFO within the bus master units, column 19, lines 52 63).
- 32. <u>Lewis</u> modified by the teachings of <u>Garcia</u> as applied to claims 26 and 30 above, in regards to claim 29, Lewis teaches a stream register, wherein the stream engine is

further arranged to temporarily store (column 19, lines 52 - 63) the data in a register file for access by the execution unit (column 18, lines 29 - 36).

Lewis fails to teach a stream register, wherein the stream engine is further arranged to, following sending of the timeout signal to the execution unit of the processor, if the data item subsequently becomes available, receive a signal instructing it to cease sending the timeout signal, and to upon receipt of the said instruction cease sending the timeout signal to the processor.

<u>Garcia</u> teaches a stream register, wherein the stream engine is further arranged to, following sending of the timeout signal to the processor, if the data item subsequently becomes available (posted write buffer available signal 350, column 5, lines 30 - 31), receive a signal instructing it to cease sending the timeout signal, and to upon receipt of the said instruction cease sending the timeout signal to the processor (column 5, lines 26 - 42).

Response to Arguments

33. Applicant's arguments filed 11/5/2007 have been fully considered but they are not persuasive. George does not teach the stream register unit including at least one stream register unit FIFO configured to store the first type of data received from the peripheral and a FIFO coupled to the peripheral to receive said first type of data from the peripheral and connected to the stream register unit by a communication path, along which said first type of data can be supplied from the FIFO to the at least one stream register unit FIFO.

Art Unit: 2182

34. As per the applicant's arguments the Examiner respectfully disagrees. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). The Examiner does not rely upon George for the teachings of a FIFO or connectivity structure but merely relies upon George for teaching of a stream register unit being part of the processor. All of the arguments are related to claim limitations which were not rejected by George. The Applicant is directed to the rejection above for better understanding of the combination of references and teachings therein. The Applicant has not addressed the rejection of Lewis for which the Examiner relies upon for the FIFO and communication path and therefor deemed proper.

Conclusion

35. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aurangzeb Hassan whose telephone number is (571)272-8625. The examiner can normally be reached on Monday - Friday 9 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Henry Tsai can be reached on (571)272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

AH

SUPERVISORY PATENT EXAMINER